Abstract-In this paper, a new structure based on linear-assisted DC-DC buck converter principle is proposed. Using a new class-AB LDO regulator instead of the conventional linear one (based on a push-pull output stage) in the hybrid scheme, reduces the difference between input and output voltages and also the switching frequency of the buck converter. Thus, the proposal achieves higher power efficiency rather than the conventional linear-assisted converter, desired for power management systems of battery operated devices like biomedical implants and energy harvesting applications. In addition, the circuit provides a lower output ripple and better transient response. A comparison analysis is done with regards to the considered performance indexes between the proposed structure and linear-assisted buck converter, and the results are validated in HSPICE in a 0.35 µm CMOS process.
I. INTRODUCTION
Power efficiency is a critical parameter in portable batteryoperated devices such as cell phones, laptops, implantable biomedical systems, and also in energy-harvesting applications such as wireless sensor networks (WSN) and smart sensors to maximize the battery lifetime [1, 2] . Therefore, an efficient power supply circuit design is one of the most important challenges. Another important parameter in such systems is the output ripple. Indeed, a constant output voltage with lower output ripple is desired, which is usually detrimental to efficiency.
In general, two kinds of topologies can be used for implementing power supply circuits, linear and switching regulators. Although conventional linear regulators can provide a constant and low ripple voltage, they suffer from low efficiency. In order to achieve a better efficiency, a subset of linear regulators, called low-dropout regulators (LDOs), with similar output ripple characteristics, can replace conventional ones [1, 2] . However, they can provide a moderate level of efficiency. Another alternative is the high efficient switchedmode DC-DC converters, but they produce a relatively large amount of ripple at their output in order to achieve higher efficiency [3, 4] . As it is obvious, there is not an optimum tradeoff between the power efficiency and output ripple, needed by the aforementioned applications.
Recently, a hybrid structure was proposed by combining the advantages of linear and switched-mode regulators [5] . This structure, named linear-assisted switched-mode converter, consists of a linear regulator and a buck converter operating in parallel, and it obtains higher efficiency rather than the linear regulator, and lower output ripples and faster reaction to load transients rather than the conventional buck converter. Further topologies proposed to improve the performance of the linearassisted buck converter have focused on utilizing enhanced characteristic buck converters or developing a suitable control part for the system [6, 7] . However, the conventional linear regulator is used in all of these structures.
In this paper, a new proposal for improving the performance of the linear-assisted buck converter is presented by replacing the conventional linear regulator by a new class-AB LDO one, named LDO-assisted buck converter, which has not been proposed yet in circuit level according to the authors' knowledge. It is expected that the proposed topology would have a very high efficiency and extremely low output ripple. The rest of the paper is organized as follows: Section II describes linear-assisted versus LDO-assisted buck converter operation. The results, including the efficiency and transient response comparison of these two types of hybrid schemes, and the main conclusions are in sections III and IV, respectively.
II. LINEAR-ASSISTED VERSUS LDO-ASSISTED BUCK CONVERTER
The structure of linear-assisted buck converter without using any external clock signal is shown in Fig. 1 . It consists of a conventional linear regulator (which will be replaced by a class-AB LDO in this work) plus a buck converter, providing the needed clock signal for the aforementioned switching converter through an analog comparator with hysteresis. In order to increase the power efficiency, the linear/LDO regulator has to be considered as an assistant circuit for providing just a little fraction of the load current. The maximum amount of the load current provided by the linear stage (maximum threshold current, I γ ) affects the efficiency, directly. This threshold current is given by the current sensing part of the hybrid structure, R lim , as below:
When the load current is lower than I γ , the buck converter is disabled and the load current is provided by the linear stage. Nevertheless, for load currents greater than I γ , the buck converter is enabled and works normally through the clock signal generated by the comparator providing the extra needed current for the load.
As it is well known, in the linear/LDO regulator, the load current plus a little quiescent current flows directly through the input voltage, and hence, the power efficiency is almost the ratio of the output to input voltages. Therefore, since the difference between input and output voltages in the LDO regulator is small, using a LDO as an assistant circuit in this hybrid scheme provides higher efficiency in comparison to the conventional linear-assisted converter. In order to have a closed-form relation for efficiency of the hybrid scheme to consider the effect of the ratio of the output to input voltages (D=V out /V in ) and the ratio of the maximum threshold current to load current (α=I γ /I Load ), it is supposed that the buck converter operates normally (I Load >I γ ). In addition, the switching and conduction losses of the buck converter and also the quiescent current loss of the linear/LDO stage are neglected at the first glance. As the main switch of buck converter (transistor Q in Fig. 1) is on, the entire load current is drawn from the supply voltage by the switching and linear/LDO stages, while in its off mode only the linear/LDO stage sinks a current equal to I γ from the supply, as shown in Fig. 2 . As a consequence, by considering the aforementioned terms, a closed-form relation for efficiency is derived as below:
Eq. (2) shows that the conversion ratio of the output to input voltages of the linear stage and also the ratio of the maximum threshold current to load current affect the overall efficiency of the hybrid converter. As shown in Fig. 3 , the higher the ratio of the output to input voltages is, the higher the efficiency is. Alternatively, decreasing the ratio of I γ to the load current increases the efficiency enhancement of the hybrid structure.
The on-time, off-time, and switching frequency of the hybrid structure are as below:
As shown in Fig. 4 , the switching frequency of the hybrid structure is a function of ratio between output and input voltages and is decreased by keeping away from the ratio of 0.5. Therefore, due to the lower difference between input and output voltages of a LDO (higher D), the LDO-assisted buck converter operates at lower switching frequency rather than its linear-assisted counterpart for the same element sizes without output ripple degradation, and, hence, the switching loss of the buck stage is decreased, enhancing the overall efficiency.
Another point of view is that the speed of comparator affects the switching frequency and an appropriate choosing of the comparator for the hysteresis control part of the hybrid structure is a concern. This matter comes from a narrow offstate of the buck converter. The minimum off-time of the buck that the comparator operates correctly is given by: τ
where τ PLH and τ PHL are low-to-high and high-to-low propagation delays of the comparator, respectively, and k determines the accuracy of the comparator, meaning that how much the output signal of comparator is closer to an ideal and sharp pulse waveform (usually more than 3 for a sharp pulse).
In the worst case, where k equals 1, the generated waveform in the output of the comparator is more like a rectangle rather than a pulse, and hence, the minimum off-time of the buck equals τ PLH plus τ PHL , affecting the maximum amount of R lim , as below: Figure 4 . Normalized switching frequency of the hybrid structure.
As a consequence, the maximum switching frequency of the hybrid structure is derived as (8) , indicating its dependency on the speed of comparator used in control part and the duty cycle of the hybrid converter.
In case of bio-sensor and energy harvesting applications which need very high efficiency, two ways for efficiency enhancement can be applied. The first way is decreasing the ratio of I γ to load current. However, as the maximum load current in these applications is not high enough, I γ needs to be selected very small, resulting a high R lim . Therefore, a very high speed comparator is needed which increases total power dissipation. Another way as a better solution is to force the hybrid converter to work in higher conversion ratios, which needs to use a LDO regulator instead of linear one. In this case (LDO-assisted converter), I γ can be selected a bit more and the constraint on R lim and comparator will be removed.
For circuit level implementation, a conventional comparator topology with internal hysteresis [8] is used in both linear and LDO-assisted converters. A buffered operational amplifier is used as a linear regulator in the linear-assisted converter consisting of a recycling folded cascode OTA and a push-pull buffer stage. Finally, a new class-AB LDO regulator is used in the proposed LDO-assisted converter, as illustrated in Fig. 5 . In this structure, two pass transistors with separated gate bias voltage through a level shifter are used to source and sink the load current. Furthermore, two transient improvement circuits and a bulk modulation technique [9] are utilized in order to improve the transient response of the LDO.
III. RESULTS
In order to verify and compare the properties of the two aforementioned hybrid structures (linear-assisted and LDOassisted), both of them are characterized in HSPICE in a 0.35 um) CMOS process. The main circuits parameters are set as:
and R 4 =600 kΩ. The input voltages of the linear and LDOassisted converters are set to 2 and 1.2 V, respectively, for 0-100 mA load current. The designed LDO shown in Fig. 5 , with R z =2 kΩ, C C =1 pF, C L =10 pF, C 1 =0.5 pF, and C 2 =1 pF, consumes a quiescent current of 3.85 µA and is capable to deliver 100 mA current to the load during the load transients with a 200 mV dropout, and provides I γ when the buck converter starts to operate normally. Fig. 6 shows the transient currents of the proposed LDO-assisted topology for the load Figure 5 . Proposed class-AB LDO regulator used in the LDO-assisted buck converter.
variation from 0 to 100 mA. The results demonstrate that the LDO-assisted converter operates correctly like its linearassisted counterpart. The output voltage transient response of the two hybrid structures is shown in Fig. 7 . The undershoot and its corresponding settling time are equal to 220 mV and 10 µs for the LDO-Assisted and 510 mV and 6 µs for the linearassisted buck converter; while, the overshoot and its corresponding settling time are equal to 160 mV and 4.2 µs for the LDO-Assisted and 710 mV and 54.6 µs for the linearassisted buck converter. As it is obvious, the proposed structure reacts faster to the load changes and provides more constant output voltage with lower deviation and ripple. The efficiency comparison of the hybrid structures for different load currents is illustrated in Fig. 8 . As it was expected, the efficiency of the proposed structure is higher than that of the linear-assisted converter, even at lower load currents. Furthermore, the difference between low and high current efficiencies is very high in the linear-assisted converter, and it is lower in the LDO-assisted case (about one third of the linear-assisted converter). 
IV. CONCLUSION
This paper has proposed the use of a segmented LDO regulator instead of the linear one in a linear-assisted buck converter to enhance its efficiency, output ripple, and transient characteristic. A comparison analysis is performed with regards to the mentioned performance indexes between the proposed structure and linear-assisted converter and the results are validated in HSPICE in a 0.35 µm CMOS process.
